arxiv
PublishedJune 16, 2026 at 4:00 AM
▲bullish
ESBMC-PLC: Formal Verification of IEC 61131-3 Ladder Diagram Programs Using SMT-Based Model Checking
Publisher summary· verbatim
arXiv:2606.15461v1 Announce Type: new Abstract: PLCs execute safety-critical programs across industrial sectors. The dominant PLC notation, ladder diagram (LD) per IEC 61131-3, remains absent from formal verification: SMT-based model checkers cannot process LD's rung-and-coil graphics. This paper pr
Stay posted· Newsletter
A 5-min weekly brief — top movers, price watch, story of the week.
Discussion
No replies yet. Be first.
Related coverage
More from ARXIV
arxivPhotonic reservoir computing with complex networks4harxivXS-VLA: Coupling Coarse-grained Spatial Distillation with Latent Flow Matching for Lightweight Robotic Control4harxivAgentic Permissions Policy Algebra for Taint Confinement in LLM Agents4harxivBeyond Squared Error: Exploring Loss Design for Enhanced Training of Generative Flow Networks4hThe Bubble Brief
WEEKLYRead formal-verification insights every Tuesday — top movers, new releases, story of the week.
Originally published on arxiv ↗